Abstract-Because of the need to eliminate the limit-cycle oscillations, a high-resolution DPWM scheme is mandatory, especially for the applications with high switching frequency and tight output regulation. Therefore, the dual-clock DPWM scheme is proposed in this paper. With two relative low frequency clocks, a much higher equivalent frequency is achieved for the DPWM; hence, the DPWM resolution is increased. With the proposed scheme, it is possible to implement the DPWM without delay lines even for high-frequency converters, which reduces the cost for the digital controller significantly. Experiment results based on a 300-kHz buck converter verify the improvement.*
I. INTRODUCTION
In recent years, the interest on digital control for switching power converters has grown considerably. When compared to its analog counterpart, the digital control approach has the potential to offer several advantages, such as the immunity to component variations, communication capability, the ability to perform sophisticated control algorithms and self-calibrations [1] [2] . However, as the control target, the converter's power stage is mostly analog inherently [3] . Therefore, there exist several issues when implementing the digital control for the power converters [4] - [8] .
One of major issues is quantization effects. In order to reduce limit cycle oscillations, high resolution digital pulsewidth modular (DPWM) is mandatory for the system implementation. Several alternative solutions has been proposed, such as the delay-line based DPWM [5] [11], dithering DPWM [4] . Although the delay-line based DPWM can achieve much higher resolution than the counter-based DPWM, it requires large silicon area than the counter-based one. Moreover, the accuracy of the delay time of the delay cell is limited due to variations of the operating temperature, manufacturing process, and the supply voltage. Ref. [13] proposes a solution with delay lock loop to minimize the nonlinearity of the delay cell. For the method of dithering DPWM, it increases the resolution by averaging several adjacent switching periods' duty cycle values; hence, a largemagnitude output ripple is resulted although the limit-cycle oscillation could be reduced [4] . In this paper, a DPWM scheme is proposed to improve resolution while keeping relative low cost. In Section II, design challenge of DPWM is introduced. Then, proposed dual-clock DPWM scheme is investigated in Section III. Detail implementation is discussed in Section IV. In Section V, some experimental results verify proposed concept. It has been observed and analyzed that a large-magnitude limit-cycle oscillation might happen at the output voltage if VO_DPWM is not as fine as that of the ADC, VADC, i.e., AVo DPWM > AVADC (2) as shown in Fig. 2 [4]- [6] . This limit-cycle oscillation is a severe concern for switching power converters, especially for the application requiring tight output regulation. Another challenge to the DPWM design comes from the converter's switching frequency because the duty cycle resolution is determined by:
II. DESIGN CHALLENGE OF DPWM
AD= tclock f (3) where tclock iS the digital controller's system clock cycle, andfs is the converter's switching frequency. To obtain the same VO_DPWM to avoid the limit-cycle oscillation, a higher switching frequency converter demands a faster digital controller system clock, which also poses stringent challenges on the DPWM design. controller. If the switching frequency is 2 MHz, an 8-GHz system clock is needed. Therefore, in the applications that require both tight output regulation and high switching frequency, such as voltage regulators or other point-of-load converters, high DPWM resolution is one of the major concerns for the digital power controller designers [4] [9]> [12] .
To deal with the issue of extreme high clock frequency of the digital controller, there are several alternative solutions proposed, such as the delay-line based DPWM [5] [11], dithering DPWM [4] , etc. With the delay-line based structure, the DPWM minimal time slots are generated by the propagation delay of a pulse through delay cells, and then selected by MUX to produce PWM output. Compared with the conventional counter-based structure, where the time slot is equal to the system clock, the delay-line based structure requires much lower system clock frequency but a larger silicon area [5] . Meanwhile, the accuracy of the delay time is limited due to variations of the operating temperature, manufacturing process, and the supply voltage. For the method of dithering DPWM, it increases the resolution by averaging several adjacent switching periods' duty cycle values; hence, a large-magnitude output ripple is resulted although the limit-cycle oscillation could be reduced [4] . Therefore, more efforts are desired for the high-resolution DPWM methods in the digital power controller designs. Based on this concept, in this paper, the dual-clock DPWM scheme is proposed with double-edge modulation. Fundamentally, this method utilizes two clocks, Tcj and Tc2, for the falling and rising PWM ramps respectively, as shown in Fig. 5 , where Tc2 is slightly longer than Tcj. Therefore, with the combination of the two time slots at different edges, it is possible to obtain a much higher equivalent frequency for the DPWM.
For example, as shown in Fig. 5 , from the original steady state to the next steady state, instead of increasing the time slots in both the falling and the rising ramp simultaneously as the conventional method, the dual-clock DPWM reduces one Tci slot at the falling slope, but increases one Tc2 slot is at the rising slope. As the result, the duty cycle variation is D2 -D1 = (T 2-T61) (4) Therefore, the minimal time slot determining the DPWM resolution is: Tslot = Tc2 -TcI(l which means that the equivalent frequency is increased to fl0ock =(cl fc2 ) /(c2 -cl ) (6) whereJfc andfc2 are the frequencies for the two system clocks.
However, based on the concept in Fig. 5 , it is impossible to obtain the desired DPWM resolution over the entire duty cycle range. Once the falling ramp time slot is decreased to zero, the DPWM resolution is Tc2 if next larger duty cycle is demanded. Therefore, a modified approach is proposed as in Fig. 6 , where one switching cycle, Ts, have integer numbers of Tci and Tc2 slots, and the first clocks of them are synchronized. From the previous analysis, the leading and the trailing edges of the duty cycle are both variable. It is possible for the duty cycle to shift around in one switching cycle. In order to limit the shifting, two clocks can be designed to meet (10) : (10) where R is positive number. The larger the R is, the smaller the shifting. In Section IV, a simple example is given to further explain this concept.
IV. IMPLEMENTATION OF PROPOSED SCHEME
To implement the proposed dual-clock DPWM scheme, there are three additional functions needed. First, the digital controller calculates the desired combination of two different time slots. This function can be easily realized just by modifying the DPWM software. Second, an additional clock is needed, which might increase the cost. Third, the synchronization of the two clocks is needed. For the second and third, it can be implemented by phase lock loop (PLL) with just one clock input, fc, as shown in Fig.7 . fcj is one of clocks which is produced by oscillator; then, fc is divided by M times to get a much slower clock fslow; then, fslow is multiplied by N times based on PLL. Fig. 8 shows an example with M = 5 and N = 4. Two clocks are synchronized with fslow, and Tslot = Tc2 -Tc1 = (115)Tc2. Duty cycle generation is shown in Fig. 9 . Assuming the starting duty cycle Do = (3Tc2)/Ts, and rising edge and falling edge are both determined by the clock 2. Based the concept proposed before, the next adjacent duty cycle Di = (3Tc2+Tslot)fTs. To generate this duty cycle, the second rising edge of the clock 1 determines the rising of the duty cycle, and the (3+2)th rising edge of the clock 2 determines the falling edge of duty cycle. From the clock number point view, it is like shift one clock for two clocks. Because the equivalent clock frequency is 5 times of fc2, so that five clocks could be shifted, as shown in Fig. 5 . After shifting five clocks, the duty cycle Ds = (3Tc2+5Tslot)/Ts = (4Tc2)/Ts, so that it can also be produced by four Tc2, and starts at the first clock. Comparing Do and D4, the maxim shift timing is about 4 Tci. In the real application, shifting timing is needed to be designed based on different requirements, especially for those with fast transient requirements. Moreover, for multi-phase application, phase shift could be achieved based on the slow clock. Considering the PLL is also needed for the conventional DPWM structure with delay lines [13] , the digital controller's die size can be significantly reduced by removing the delay line cells. As an example, Table 1 compares the hardware requirement for the conventional and the proposed schemes to realize 10-GHz DPWM resolution. A 90% saving of the silicon area is achieved with the proposed scheme. Therefore, from the system aspect, the dual clock method has more advantages over the conventional one. Therefore, from the system aspect, the dual clock method has more advantages than the conventional one.
According to (5) and (6), it is desired to set the two clocks' frequencies as close as possible for a higher DPWM resolution. However, with closer frequencies, a higher accuracy of the clock generators is required, and it is more difficult to synchronize them with PLL. Therefore, a trade off exist in the design. After detailed study, it is found to be a good compromise between the cost and performance when the difference of the two clocks is controlled around 1-10 MHz.
V. EXPERIMENT VERIFICATION
To verify the proposed DPWM scheme through experiment, a digital control buck converter with 12-V input, 1.2-V output, and 300-kHz switching frequency. The digital controller is realized using Spartan II FPGA from Xilinx. The ADC resolution is 32 mV. For the conventional DPWM, Vo_DPWM = 12/100 = 120mV, which is much larger than the ADC resolution, so that limit cycle oscillation is severe at the output as shown in Fig. 10(a) . On the other hand, because the equivalent clock frequency is increased to 150 Mhz, Vo_DPWM = 12/500 = 24mV. In this condition, limit cycle is greatly reduced as shown in Fig. 10(b) . In summary, because of the need to eliminate the limit-cycle oscillations, a high-resolution DPWM scheme is mandatory, especially for the applications with high switching frequency and tight output regulation. Therefore, the dual-clock DPWM scheme is proposed in this paper. With two relative low frequency clocks, a much higher equivalent frequency is achieved for the DPWM; hence, the DPWM resolution is increased. With the proposed scheme, it is possible to implement the DPWM without delay lines even for highfrequency converters, which reduces the cost for the digital controller significantly. Experiment results based on a 300-kHz buck converter verify the improvement.
